Abstract-Junctionless transistors made of silicon have previously been demonstrated experimentally and by simulations. Junctionless devices do not require fabricating an abrupt source-drain junction, and thus, can be easier to implement in aggressive geometries. In this paper, we explore a similar architecture for aggressively scaled devices with the channel consisting of doped carbon nanotubes (CNTs). Gate all around field effect transistor (FET) structures are investigated for n-and p-type doping. Currentvoltage characteristics and subthreshold characteristics for a CNTbased junctionless FET is compared with a junctionless silicon nanowire FET with comparable dimensions. Despite the higher oncurrent of the CNT channels, the device characteristics are poorer compared to the silicon devices due to the smaller CNT bandgap.
I. INTRODUCTION
O VER the past several decades, the semiconductor industry has successfully followed Moore's law by doubling the number of transistors on a chip every two years. The International Technology Roadmap for Semiconductors predicts that metal-oxide-semiconductor field effect transistors (MOSFET) will reach sub-10 nm dimensions by 2018. Due to their high mobility, carbon nanotubes (CNTs) are attractive candidates as a channel material in aggressively scaled FETs. CNTs were first synthesized in 1991 [1] and can be described as a sheet of a graphite monolayer rolled into a cylinder. Theoretical calculations have predicted and experiments have confirmed that single walled carbon nanotubes (SWCNTs) can exhibit either metallic or semiconducting behavior depending on the nanotube diameter and helicity of the carbon atoms along the cylinder axis [2] . Semiconducting nanotubes with small diameters are suitable for electronic devices with bandgaps on the order of an electron volt [3] . Due to their 1-D nature and high structural quality, SWCNTs can be used as channels in high performance FETs [4] , [5] . Additionally, their small diameter enables excellent electrostatic control by gate electrodes [6] . The first CNT-based FET was fabricated successfully in 1998 [7] . Similar to silicon transistors, various strategies have been employed to scale down CNT-based FETs and maximize device performances, such as using a top gate [8] , high-κ dielectric material [9] and a short channel length [10] .
Modern transistors have reached length scales which require ultrasharp doping concentration gradients to form junctions, thereby posing significant challenges to fabrication [11] . At nanometer length scales, formation of p-n junctions as required in conventional transistor designs is difficult to achieve, and random effects due to the positions of dopant atoms suggest that such p-n junctions cannot be routinely realized on the scale of few nanometers. The donated electrons delocalize over a distance comparable to the gate length [12] , as schematically shown in Fig. 1 . In a junctionless device, source, drain, and channel are uniformly doped. Therefore, a junctionless design could be advantageous at the nanometer length scale [12] . Gate all around (GAA) configurations allows for better electrostatics comparing to planar counterparts [13] and there is an advantage of the cylindrical shape of the CNT which maximizes capacitive coupling between the gate electrode and the nanotube channel.
Recently, junctionless Si nanowire (SiNW) FETs have been fabricated. Both experimental and simulation results reveal that as is common with all GAA architectures, excellent electrostatic control of the gate over the channel region [11] . The ideal channel material for nanoscale junctionless transistors is at present unknown. Silicon remains a highly attractive candidate from the standpoint of both physical and economic arguments. In this paper, we present atomic scale simulation of junctionless CNT-FETs and compare their performance to SiNW junctionless transistors of comparable dimensions.
II. METHODOLOGY
Material properties such as mobility and effective masses are substantially different at the few nanometer length scale compared to the bulk, and their determination requires an explicit treatment of the electronic structure in nanoscale devices. Also, a description of charge transport needs to be based on quantum mechanics as transistor dimensions are scaled down to dimensions comparable to the Fermi wavelength.
A semiconducting (10,0) SWCNT is used to construct a junctionless CNT-FET with p-type and n-type channels formed by substitutional doping with boron and nitrogen, respectively. A doping concentration of 1.1% is used for both n-and p-type. It has been reported that the boron concentration of individual nanotubes is of the order of 1%-5% [14] , hence, our SWCNT channels are at the lower end of this range but still are highly doped compared to conventional transistors. Note that this high doping level is consistent with the junctionless transistor operation [11] , [12] . With nitrogen dopants, doping concentrations up to 8.4% have been achieved previously in experiments [15] .
We consider a structure with gate length (L g ) of 3.2 nm, tube length of 7.6 nm, and tube diameter of 0.79 nm, consisting of a total of 720 atoms. Fig. 2(a) shows the schematic structure of the SiNW or SWCNT-based junctionless transistor. As it is shown in Fig. 2(b) , the dopants are randomly distributed in source, channel, and drain. The doping profile of the nitrogen-doped CNT was considered to be the same as boron-doped CNT.
Boron and phosphorous are used to make a p-type and n-type junctionless SiNW channels, respectively. The doping concentration for the SiNW channels is 1.5 × 10 20 cm −3 (eight dopant atoms are distributed within the 800-atom supercell). Equilibrium dopant concentrations of 1.5 × 10 20 cm −3 have been recently measured for SiNWs [16] . The length of the SiNW is 7.7 nm with L g of 3.1 nm. The cross section of a SiNW along the <1 1 0> crystallographic direction is shown in Fig. 2(a) .
To determine the electronic structure, we used the density functional theory (DFT) in a numerical atomic orbital basis, as implemented in the OpenMX program [17] . The DFT is applied with the local density approximation (LDA) and with norm conserving pseudopotentials. The basis set for each type of atom is chosen as the optimized orbitals from a quadruple-zeta orbital set [18] , [19] . The structural configurations for the doped CNTs and SiNWs are obtained by relaxing the simulation cell to minimize the total energy and relaxing the atomic structure until the maximum force component is less than 0.01 eV/Å.
In order to investigate the effects of a single dopant atom on the CNT, we studied the net charge difference between an intrinsic and p-type CNT. Fig. 3(a) illustrates the difference between the Mulliken charges for an intrinsic CNT and boron-doped CNT, as given follows:
where i is the atom index, Q M i is the Mulliken charge of atom i in the boron-doped CNT, and Q M ,0 i is the Mulliken charge in the intrinsic tube. Mulliken population analysis is a postprocessing step for localized-basis calculations yielding a charge associated with each atom [20] . The net charges ΔQ M i are indicated by red spheres and the net charge on a dopant site is highlighted by a blue circle. As can be seen in this figure, the charge is transferred to the three neighboring atoms of the dopant labeled as 1, 2, and 3. The Mulliken charges around the dopant atoms (boron or nitrogen) indicate the presence of an acceptor or a donor complex as indicated in Fig. 3(b) .
We implement the GAA architecture by introducing an external gate bias in the Kohn-Sham self-consistent equations [21] .The electronic structure is calculated for various values of gate voltages using a version of the OpenMX program we modified for this purpose. Fig. 4 shows an isopotential surface of the GAA configuration for the SiNW junctionless devices. The oxide surrounding the CNT and SiNW is modeled as a continuum described by the dielectric constant for hafnium oxide, ε HFO 2 = 25.
The band structure of a CNT supercell consisting of 120 carbon atoms doped with one substitutional boron atom (0.83% doping concentration) is shown in Fig. 5(a) . As can be seen, the Fermi level (E F ) is inside the valence band. Considering the same doping concentration for the nitrogen-doped CNT, the Fermi level is inside the conduction band. Hence, the behavior is appropriate for n-type (or correspondingly p-type for boron doping). The difference between E F and the closest band edge for 1.1% boron-doped SWCNT is 156 meV and for 1.1% nitrogen-doped SWCNT is 147 meV consistent with the high doping levels introduced.
The band structure of boron-doped SiNW with one dopant in every second unit cell is shown in Fig. 5(b) for comparison; note the larger band gap relative to bulk silicon resulting from quantum confinement in the nanowire. Note that approximate exchange correlation functions typically used within the DFT method tends to underestimate bandgaps.
The source, drain, and channel region are described by the DFT/LDA Hamiltonian matrix represented in the localized atomic orbital basis. The Hamiltonian constructed in terms of a localized basis permits a division of the system into left lead, right lead, and scattering region (channel). There is no direct coupling between the leads and the leads are taken to be periodic structures.
The transport code TiMeS [22] is used to solve the scattering equations for injected electron and to determine the carrier transmission, T (E,V), as a function of incident electron energy and gate potential. In this formalism, several possible Bloch waves with the same energy can propagate through the leads [23] , [24] and the matrix Green's function method is employed to tackle the multichannel scattering problem. Upon obtaining the transmission, the drain-source current is calculated using the Landauer formula as follows [25] :
where f L (E) and f R (E) are Fermi distribution functions in the left lead and right lead, respectively:
Note that the well-known deficiency of the DFT/LDA theory in describing heterostructure interface alignments leading to typically overestimation of electron currents in transport formalisms is not relevant for these simulations, as there is no material interface between the leads and the channel region. Another reason for the higher current could be due to the absence of phonon effects in the model currently.
We have refined our electronic transport code, TiMeS, to perform self-consistent nonequilibrium Greens function (NEGF) calculations in a modular fashion. Following the method of Ke et al. [24] allows us to implement the NEGF independently of the electronic structure step. The channel charge density matrix is calculated based on the DFT Hamiltonian with self-energies representing semiinfinite leads in our electronic transport code. This density is used in the DFT to extract the new device region Hamiltonian matrix. This process iterates till the charge density converges. In summary, the NEGF self-consistent approach enabled us to perform the calculation for a realistic open system and the self-energies allows inflow and outflow of electrons on the explicit device region to equilibrate with the leads. Fig. 6(a) and (b) shows the calculated I-V DS characteristics for the n-and p-type CNT junctionless transistors, respectively, without application of the NEGF self-consistent approach. These devices are "ON" for V GS = 0 V (no explicit metal gate is introduced, hence, no metal work function offset is included in the gating voltage), and they are turned "OFF," based on the pinch-off principle when gate potential causes a sufficiently large barrier in the gate region.
III. RESULTS AND DISCUSSIONS
Applying an electric field by the gate modifies the channel electronic structure; for example, applying negative bias to an n-channel junctionless transistor results in a depletion of the channel resulting in a new self-consistent charge distribution of the channel and band structure. The depletion of charges in- creases the electrostatic barrier resulting in reduced transmission for the channel's band energies.
The current saturation mechanism in the conventional FETs is defined using drift velocity saturation or channel pinch-off. However, for junctionless devices, the current saturation is determined by band alignment and the maximum carrier flux from the source. The current saturation mechanism for a p-channel junctionless FET at zero gate voltage is shown in Fig. 7 . Due to the high doping concentration, the Fermi level is inside the valence band. As seen in the figure, the carrier flux from right lead to left lead increases as the drain voltage, V DS , increases. However, upon reaching saturation, V DS−sat , any further increase in the drain-source voltage does not yield a further increase in the carrier flux as there is no additional density of states available for additional charge carriers to be injected from the leads. This is a feature of the junctionless geometry due to the lack of source-channel and channel-drain p-n junctions.
Using the following analytical formula, we calculated the "ON" current values at zero gate voltage:
where N CH is the number of channels. This simple estimation (following from (2) in the low temperature, low bias ballistic transport regime [25] ) yields an "ON" current equal to 3 × 10
−5
A for the boron-doped CNT at V DS = 0.2 V. The simulated "ON" current value is 1.16×10 −5 A. Considering the fact that the number of open channels at Fermi level is equal to 2, the calculated transmission is less than 2 due to any scattering that is present in the device. Also there is a smearing around the Fermi level considering the T = 300 K Fermi distribution in the lead regions; with these considerations taken, there is reasonable agreement between the simple model and our simulation results.
Similarly for the "OFF" current, (2) using the WentzelKramers-Brillouin (WKB) method for tunneling through a square barrier leads to the following approximation: where
and
The calculated hole effective mass for (10,0) SWCNT is 0.083m 0 where m 0 is free electron mass. An effective potential determined from the averaged Mulliken charges with and without NEGF self-consistent approaches is extracted and plotted in Fig. 8 . If we consider a square potential barrier approximation (dashed line in Fig. 8 ) and use the WKB formula for tunneling the "OFF" current for a 3.2-nm gate length and 0.44-V gate voltage is predicted to be 2.36 × 10 −8 A, which is in good agreement with the simulated results of I OFF = 1.65 × 10 −8 A. However, using the self-consistent approach the "OFF" current reduces to 4.52 × 10 −10 A. This reduction in "OFF" current is attributed to the broadening of the effective potential barrier, limiting the tunneling current. Fig. 9 (a) and (b) shows the difference in I-V GS characteristic obtained using NEGF self-consistent and nonself-consistent approaches for the p-channel SiNW and CNT devices, respectively. Using the NEGF transport algorithm and DFT, the transmission is found to be suppressed around the Fermi level compared to nonself-consistent results. Hence, there is a corresponding reduction in the current as can be seen in Fig. 9(a) and (b). This effect is due to the fact that the charge distribution in the channel is depleted toward the leads when solved selfconsistently. For example, the total value of the net charges depleted from the channel region of a p-type SiNW toward the leads is 0.71|e| for a self-consistent NEGF at V GS = 0.94 V.
The I−V GS characteristics in a wider bias range are compared in Fig. 10(a) and (b) , respectively, for the p-channel and n-channel SiNW and CNT. The SiNW is doped with boron (phosphorous) to make a p-type (n-type) channel. As can be seen in these figures, the "ON" current for the CNT is higher than for the SiNW. Since the ballistic approximation, (4), holds, the reason is mainly due to the larger number of open channels for the CNT compared to the SiNW. This results in a higher transmission at the Fermi level. The lower effective mass of CNTs is expected to play a role in determining the higher "ON" current in longer channels. Simulation results show slightly higher scattering if we consider larger disordered contacts which suppress both I ON and I OFF by similar amounts. More importantly, as higher gate voltages are applied to the CNT, due to its smaller bandgap and bandgap narrowing caused by the formation of dopant band, valence-conduction band coupling appears in the applied bias window and as a result the "OFF" current increases again at higher bias voltages, when the top of the valence band in the channel aligns in energy with the bottom of the conduction band in the source. Similar behavior has been reported in conventional CNT-based FETs experimentally [25] , [26] . Much smaller "OFF" current can be achieved for SiNWs, since there is a larger bandgap for the SiNW due to the quantum confinement effect and the valence-conduction band coupling does not appear for higher bias points. The ambipolar behavior of CNTFETs has also been reported by Lin et al. [27] ; however, the device geometry in their study is a Schottky barrier transistor, whereas we study a CNT junctionless structure. Our device gate length is also much smaller than those previously reported.
The effect of valence-conduction coupling in CNT channels affects the subthreshold slope of the devices. The latter is defined as the inverse of the slope of the log of drain-source current versus gate voltage at voltages below threshold
Based on I−V GS characteristics, the subthreshold slope for the p-channel CNT junctionless FET is 134 mV/dec and for the n-channel is 130 mV/dec using the self-consistent approach, while these values for p-channel and n-channel SiNW devices are 84 mV/dec and 89 mV/dec, respectively. As is shown in Fig. 5 , since the SiNW with 1.15-nm diameter shows larger bandgap energy compared to the CNT, the conduction-valence band coupling does not appear in Si-based devices for this bias window. As a result the "OFF" current is much lower than CNTFETs for which this coupling leads to the device turning "ON" again. The ideal subthreshold slope for a long-channel MOSFET at room temperature is 60 mV/dec, whereas in trigate inversion mode devices and short-channel junctionless transistors, typical values exceed 70 mV/decade [28] . Recently, a silicon-based junctionless FET with 3-nm channel length has been fabricated [29] and their experimental results demonstrated that extremely short channel device performs very well; more than 10 6 ON-OFF ratio and 95 mV/dec subthreshold swing for their planar structure with 3-nm channel length and 1-nm film thickness.
IV. CONCLUSION
We have performed first-principle transport calculations based on a self-consistent DFT + NEGF method for junctionless GAA semiconducting SWCNT FETs and SiNW FETs. Including self-consistency in the Green's function calculation of the device characteristics suppresses the off-current by allowing net charge depletion from the channel to the source and drain regions. This method allowed us to compare the performance of the SiNW-based junctionless FET and CNT-based device in terms of current-voltage characteristics and subthreshold slope. According to our simulations, devices made of CNT channels are predicted to yield higher on-currents. However, due to the narrower bandgap of CNTs compared to SiNWs, coupling appears between the valence band of the channel and the conduction band of the source at high bias voltages. As a result the "OFF" current increases again thereby degrading the subthreshold slope for junctionless CNT devices. On the other hand, the SiNW junctionless FET performs well even at this atomic scale limit, turning OFF with source-drain leakage I OFF < 10 −6 × I ON for very short gate length and subthreshold slope of 84 and 89 mV/dec for p-channel and n-channel, respectively.
